|
|
| PROCESSOR REGISTER | |
|
|
|
| Energy-Efficient Register Access for Computer Science, Cambridge, MA 02139 jhtseng|krste @lcs.mit.edu Abstract We present and evaluate seven techniques to reduce energy dissipation for accesses to a processor register http://www.cag.csail.mit.edu/scale/papers/eeregfile-sbcci2000.pdf Processor Architecture, Nios II Processor Reference Handbook user-selectable parameters for the NiosII processor, refer to the Instantiating the NiosII Processor in SOPC Builder chapter of the Nios II Processor Reference Handbook . Register http://www.altera.com/literature/hb/nios2/n2cpu_nii51002.pdf Resolving Register Bank Conflicts for a Network Processor Xiaotong Zhuang Santosh Pande Georgia Institute of Technology, College of Computing 801 Atlantic Drive, Atlanta, GA, 30332-0280 {xt2000,santosh}@cc.gatech.edu http://www.cercs.gatech.edu/projects/npg/papers/pact03.pdf MAJC? ARCHITECTURE TUTORIAL cluster) very easy and customizable to the specific application. There is a set of global registers that can be accessed by any functional unit within a processor unit. The register http://java.sun.com/images/tutorial.pdf 8 Channel Digital Audio PWM Processor (Rev. C www.ti.com TAS5508 8-Channel Digital Audio PWM Processor SLES091C-FEBRUARY 2004-REVISED AUGUST 2005 7.10 Automute Control Register (0x14) http://focus.ti.com/lit/ds/symlink/tas5508.pdf High-Performance and Low-Cost Dual-Thread VLIW Processor Using Weld ... It supports one main thread and one speculative thread running simultaneously ina VLIW processor with a register file and a fetch unit per thread along with memory disambiguation http://www.tinker.ncsu.edu/journal/TPDS_weld.pdf Processor Architectures The processor has a single register called the accumulator where arithmetic, logic and comparison operations occur. All other values and variables are stored in memory and http://www.stanford.edu/class/cs143/handouts/18-Processor-Architectures.pdf Intel® Itanium® Processor Family Interrupt Architecture Guide External interrupts are enabled if Processor Status Register (PSR.i) is 1. Unmasked interrupts are interrupts of higher priority than the highest priority interrupt vector http://www.intel.com/design/itanium/downloads/25135001.pdf Configuration Register Information for the CiscouBR10012 Universal ... Register While Running Cisco IOS, page7 Setting the Configuration Register While Running ROM Monitor, page7 Configuration Bit Meanings Use the processor configuration register http://www.cisco.com/en/US/docs/ios/cable/configuration/guide/ubr10012_cfg_reg.pdf Intel® Itanium? Processor Reference Manual for Software Development 6-9 Intel® Itanium? Processor Performance Monitor Register Model.. 28 6-10 Processor Status Register (PSR) Fields for Performance http://people.freebsd.org/~marcel/refs/ia64/itanium/24532003.pdf Chapter 4: Processor Design 4-1 Chapter 4?Processor Design Computer Systems Design and Architecture by V. Jordan Abstract and Concrete Register Transfer Descriptions ? The abstract RTN for SRC in http://www.cs.du.edu/~cag/courses/ENGR/ence3240/Lectures/Ch04.pdf Dynamic Register File Resizing and Frequency Scaling to Improve ... Dynamic Register File Resizing and Frequency Scaling to Improve Embedded Processor Performance and Energy-Delay Efficiency Houman Homayoun ?, Sudeep Pasricha ?, Mohammad http://www.engr.colostate.edu/~sudeep/pubs/publications/2008-dac.pdf Rapid Context Switching on an FPGA Custom Processor with a ... Architecture of the extension to the xr16 processor. Each register set contains 16 registers and there are n register sets for n tasks. The task counter contains the number of the http://www.stanford.edu/~utopcell/papers/socrta.02.pdf A Fine-Grained MIMD Architecture based upon Register Channels In absence of aliasing the compiler can precisely determine when a value computed by one processor will be required by another processor. Thus, it can use a register channel for the http://www.cs.ucr.edu/~gupta/research/Publications/Comp/micro90.pdf EXPLOITING PIPELINING TO TOLERATE WIRE DELAYS INA PROGRAMMABLE ... The Amalgam processor Register Bank 0 Segment 0 Register Bank 1 Segment 1 Register Bank 2 Segment 2 Register Bank 3 Segment 3 ACU Network Interface Fig. 2. http://www.crhc.uiuc.edu/~amalgam/publications/fpl05-wang.pdf Verilog Model for DLX Processor PC = micro_addr + 1; latch #(6) micro_PC_reg(micro_addr, micro_PC, clk); register C_reg (C, dest, latch_C, clk), IR_reg (IR, mem_data_out, latch_IR, clk); 59 Processor Module register_1 http://eceweb.uccs.edu/wang/ECE4480/DLXverilog.pdf Intel® Itanium® 2 Processor Reference Manual 11-98 Unit Masks for SYLL_OVERCOUNT.. 190 12-1 Itanium ® 2 Processor CPUID Register 3 Values http://people.freebsd.org/~marcel/refs/ia64/itanium2/25111003.pdf AMD Hammer Family Processor BIOS and Kernel Developer?s Guide Guide for AMD Athlon? 64 and AMD Opteron? Processors , order# 25759 for information about how to identify different processor revisions. The following summarizes register http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/26049.PDF TMS320VC5410A Fixed-Point Digital Signal Processor (Rev. H 3-3 Extended Program Memory Map.. 21 3-4 Processor Mode Status Register (PMST) http://focus.ti.com/lit/ds/symlink/tms320vc5410a.pdf Software-Directed Register Deallocation for Simultaneous Multithreaded ... While our results are shown in the context of an SMT processor, these mechanisms would be appropriate for any processor using register renaming for out-of-order instruction issue. http://www.cs.washington.edu/research/smt/papers/register.TR.pdf Interfacing Cypress MoBL® Asynchronous Dual-Port to TI OMAP1710 ... Interfacing Cypress MoBL ® Asynchronous Dual-Port to TI OMAP1710 Multimedia Processor 2 EMIFS Register Settings In order to setup the EMIFS to properly interface to the Cypress http://www.cypress.com/?docID=502&cache=0 Introduction to the Altera Nios II Soft Processor This value maybe sign extended to produce a 32-bit operand in instructions that perform arithmetic operations. ? Register mode -the operand is in a processor register ? http://instruct1.cit.cornell.edu/courses/ece576/DE2/tut_nios2_introduction.pdf Implementation and Evaluation ofa Dynamically Routed Processor Operand ... processor contains five types of tiles: execution tiles (ET) which containALUsand reservation stations, register tiles (RT) which each containafraction of the processor register file http://www.cs.utexas.edu/~pgratz/papers/nocs_opn.pdf Users Guide to the PIC Processor Simulator Version 2.13 - April 1996 execution and processor options; the button bar, which controls the processor simulation; the register window, which allows direct viewing and entry into any processor register. http://fie.engrng.pitt.edu/fie96/papers/MANUAL.PDF processor register diplomarbeit.dvi http://www.ece.cmu.edu/~franzf/papers/msc-franchetti.pdf Intel® 80321 I/O Processor Software Conversion to Intel® 80332 I/O ... In addition, Table2 lists the registers of the BIU that have been changed or added: Table 2. BIU Register Changes from Intel ® 80321 I/O Processor Register Description Change BIUSR BIU http://download.intel.com/design/iio/applnots/27389001.pdf RMI Alchemy? Au1000? Processor Writing a UART Device Au1000? Processor/NS16550 UART Register Set Differences NS16550 Au1000? Processor Register Name Offset Register Name Offset RBR 0 (rd) uart_rxdata 0 (0x0000) THR 0 (wr) uart_txdata 1 (0x0004 http://www.razamicro.com/documents/au1000_uart_002.pdf Processor BIOS Design Machine Check Exception (MCE) bit in Control Register 4 (CR4, bit 6) as a read-write bit. However, the state of this bit has no effect on the operation of the processor. Test Register http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/21329.pdf Intel® 80321 I/O Processor Software Conversion to Intel® 80331 I/O ... In addition, the following registers of the BIU have been changed or added as described in Table2 : Table 2. BIU Register Changes from Intel ® 80321 I/O Processor Register Description http://download.intel.com/design/iio/applnots/27391401.pdf |
Similar processor register proccesor register register registration accumulator computing index register digital registers control register ax accumulator processor register?action=history quantum register memory buffer register x86 flags register computing model specific register mos technology 6502 task state segment rhppc condition code register cpuid 26 bit brk central processing unit clock rate flag register status register register renaming hardware scout debug register instruction register msr cell microprocessor register transfer language machine code test register mips processor hardware register tukwila processor register alias table memory data register flag byte cdc 6000 series central processing unit programmed data processor eax powerpc processor digital signal processor mmix register file |
Powered by wokdok.com version 1.0 Copyright © 2004-2008 XvR-Design